Back to search

Apprentice (Technical-Engineer)

Apprentice (Technical-Engineer) – hands‑on training in transistor‑level simulation, CMOS analysis, and library development within Synopsys’s silicon design ecosystem.

  • Bengaluru, Karnataka, India
  • Full-time
  • On-site
  • Posted Oct 27, 2026
INDUSTRYEngineeringElectrical Engineering

Responsibilities

  • Run transistor‑level simulations on digital standard cells using PrimeSim or FineSim
  • Analyze CMOS circuit behavior at the transistor level
  • Support characterization and validation of standard cell libraries
  • Document simulation results and circuit‑level observations
  • Collaborate with library development engineers to improve characterization methodologies
  • Learn and apply concepts from Liberty (.lib) format, Static Timing Analysis, and low‑power design

Requirements

  • Completed B.E/B.Tech in Electronics and Communication Engineering

Skills

CMOS fundamentalsDigital logic designTransistor‑level simulationPrimeSimFineSimLinux or Unix environmentsBasic scripting in Python, Perl, Tcl, or ShellPrimeSimFineSimPythonPerlTclShellLinuxUnix

Full description

Job Description and Requirements Alternative Job Titles: Digital Library Characterization Trainee We Are: Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. Apprenticeship Experience: At Synopsys, Apprentices dive into real-world projects, gaining hands-on experience while collaborating with our passionate teams worldwide—and having fun in the process! You'll have the freedom to share your ideas, unleash your creativity, and explore your interests. This is your opportunity to bring your solutions to life and work with cutting-edge technology that shapes not only the future of innovation but also your own career path. Join us and start shaping your future today! What You'll Be Doing: Run transistor-level simulations on digital standard cells using PrimeSim or FineSim to extract timing, power, and leakage data across PVT corners Analyze CMOS circuit behavior at the transistor level, reviewing schematics, debugging simulation failures, and identifying issues in logic implementation or device models Support characterization and validation of standard cell libraries by running automated flows, reviewing results, and flagging anomalies or quality issues Document simulation results and circuit-level observations in clear, structured reports that senior engineers can act on Collaborate with library development engineers to improve characterization methodologies and refine automation scripts Learn and apply concepts from Liberty (.lib) format, Static Timing Analysis, and low-power design through real library development cycles What You'll Need: Completed B.E/B.Tech in Electronics and Communication Engineering or a related field (Mandatory). Fresh graduates from the class of 2026 or 2025. Not currently enrolled / completed any M-Tech programs or postgraduate diplomas. Not employed in any full-time positions at any company (limited internship experience is acceptable). Strong understanding of CMOS fundamentals including MOSFET operation, inverter characteristics, delay, power dissipation, and leakage mechanisms Solid knowledge of digital logic design including combinational and sequential circuits, timing concepts like setup, hold, recovery, and removal Familiarity with at least one circuit simulator such as PrimeSim or FineSim, and the ability to read and debug transistor-level schematics Learn and apply concepts from Liberty (.lib) format, Static Timing Analysis, and low-power design as you work through real library development cycles Comfort working in Linux or Unix environments, basic scripting knowledge in Python, Perl, Tcl, or Shell is a plus Exposure to standard cell libraries, Liberty format, or Static Timing Analysis concepts is a plus Key Program Facts: Program Length: 12 months Apprenticeship Program Location: Bengaluru, India Working Model: 4-5 days in office Full-Time/Part-Time: Full-time Start Date: November/December 2026 Equal Opportunity Statement: Synopsys is committed to creating an inclusive workplace and is an equal opportunity employer. We welcome all qualified applicants to apply, regardless of age, color, family or medical leave, gender identity or expression, marital status, disability, race and ethnicity, religion, sexual orientation, or any other characteristic protected by local laws. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Apprentice (Technical-Engineer) at Synopsys | Referso Jobs