Jobs Referso Partner API

Free job alerts

Code coverage closure jobs

Job titleLocation

Popular:United States Canada Viet Nam

All filtersRefine by skill, company, date, job type, industry and more

Company

Skillsjobs that use all of them

Code coverage closure

Popular

Date posted

Any timePast hourPast 24 hoursPast week

Workplace

RemoteHybridOn-site

Job type

Full-timePart-timeContractInternshipTemporary

Experienceyears required

0–2 years2–5 years5–10 years10+ years

Salary

Salary listed

Education

High schoolAssociate degreeBachelor's degreeProfessional certificatePostgraduate degree

Industryfield of work

Software & InternetHardware & ElectronicsEngineeringHealthcareLife Sciences & ResearchFinance & AccountingSales & Business DevelopmentMarketing & CommunicationsCreative & DesignCustomer Service & SupportAdministrative & OfficeHuman Resources & RecruitingLegal & ComplianceManagement & OperationsEducation & TrainingRetailHospitality & Food ServiceManufacturing & ProductionSkilled Trades & ConstructionTransportation & LogisticsFacilities, Cleaning & SecuritySocial Services & Public SectorEnergy, Environment & Agriculture

1 selected

Skill:Code coverage closure

Referso Jobs

Fresh jobs from employer career sites in the US and Europe. Search free, get alerts free, and let Referso apply when you're ready.

Job seekersSearch jobs Free job alerts Remote jobs

RefersoAuto-apply How it works Pricing Log in

For companiesPartner API (beta)API docs Contact sales

CompanyAbout Contact Privacy Terms

© 2026 Referso. Jobs link to the original posting; Referso is not affiliated with the employers listed.Privacy Terms Request a removal

1–1 jobs· newest first

SMTS Silicon Design Engineer
Advanced Micro Devices, Inc · Santa Clara, US

+10K new in the last hour

SMTS Silicon Design Engineer

Advanced Micro Devices, Inc · Posted Nov 6, 2026

Santa Clara, California, United States
4+ years

Apply with RefersoAI Apply on careers page

Design verification engineer for AMD’s CDFX DV team, focusing on DFT IP verification, test plan creation, and debugging regression failures.

Responsibilities

Create and develop IP level test plans
Conduct and participate in test plan reviews
Develop scalable verification components
Generate random-constrained stimulus
Debug regression failures

Requirements

Master's degree

Skills

Design verification on complex CPU/ASIC projects Functional design verification Test bench architecture Tool integration Coverage analysis Power domain management Random constrained testing Debugging regression failures

Post-Silicon debug

Feedback integration

Code coverage closure

Leading a small design verification engineering team

See full job description