Verification Engineer 4
Sunrise Systems Inc · Posted Sep 3, 2026
- Austin, Texas, United States
Requirements
- Nice to have: Nice to have
1–1 jobs· newest first
+10K new in the last hour
Sunrise Systems Inc · Posted Sep 3, 2026
,TX,Austin 12 Months Description: PREFERRED EXPERIENCE: Hands-on experience with VC Formal (Synopsys) and/or Jasper Gold (Cadence) Strong proficiency in System Verilog Assertions (SVA) and formal property specification Experience with formal verification applications: FPV, connectivity checking, register verification, equivalence checking, and coverage analysis Familiarity with scripting languages (TCL, Python, Perl) for flow automation Extensive experience in design verification with a strong focus on formal verification Expertise in System Verilog and UVM-based verification methodologies - Nice to have