Referso Jobs

Lead Analog Layout Engineer

Ciena Corporation · Posted Nov 10, 2026

Open

Remote, Canada
Remote
CA$142K–CA$226K per year
5+ years

Lead Analog Layout Engineer

Ciena Corporation · Posted Nov 10, 2026

Open

Remote, Canada
Remote
CA$142K–CA$226K per year
5+ years

MTS Mask Design Engineer

Advanced Micro Devices, Inc · Posted Nov 6, 2026

Open

Santa Clara, California, United States
Full-time · Senior
3–5 years

Apply with RefersoAI Apply on careers page

Research, design, develop, and/or test electronic components and systems for semiconductor and related device manufacturing, employing knowledge of electronic theory.

Responsibilities

Verify mask designs against a host of leading edge physical and electrical checks and guidelines.
Oversee mask designs for various complex macros and tiles to integrated at the SOC level.
Utilize understanding of DRC/LVS debug, EM/IR and density concerns and contribute to all areas of design flow.
Drive projects or processes of significant technical importance.
Exercise independent judgment to select methods, techniques and evaluation criteria for obtaining results.

Requirements

Master’s degree in Electrical Engineering
Master’s degree in Electronics Engineering
Bachelor’s degree in Electrical Engineering
Bachelor’s degree in Electronics Engineering

Skills

IC Mask Layout Design Analog and RF/High-Speed design Cadence Design environment Virtuoso XL/EXL/MXL

AI Accelerator Physical Design Engineer

RosaicLabs · Posted Oct 5, 2026

Open

Santa Clara, California, United States
On-site
Full-time · Senior
5+ years

Apply with RefersoAI Apply on careers page

Lead the physical implementation of accelerator blocks and top-level designs, managing synthesis, floorplanning, power planning, placement, clock tree synthesis, routing, and verification to meet PPA targets.

Responsibilities

Own physical implementation of accelerator blocks and top level
Develop floorplans for repeated compute tiles, large SRAM arrays, and high-bandwidth data movement
Close timing, power, and area targets
Manage power delivery and density
Implement low-power techniques

Requirements

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field

Skills

high performance physical design low power physical design synthesis place-and-route signoff timing closure clocking static timing analysis

Lead Analog Layout Engineer

Lead Analog Layout Engineer

Compensation

Responsibilities

Requirements

Skills

Benefits

MTS Mask Design Engineer

Responsibilities

Requirements

Skills

AI Accelerator Physical Design Engineer

Responsibilities

Requirements

Skills

Benefits

IR drop jobs

Compensation

Responsibilities

Requirements

Skills

Benefits

Responsibilities

Requirements

Skills

Responsibilities

Requirements

Skills

Benefits