- Hsinchu City, Taiwan
- On-site
- Senior
- 2–10 years
Lead ASIC design and delivery for Ethernet switch subsystems, driving architecture-aligned implementation, optimization, and integration.
Implement RTL design, synthesis, and timing closure for networking datapath/control logic for Ethernet switch ASICs.