We are looking for Principal Digital Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration, and block-level verification for high performance network controllers.
The base salary range is $185,000.00 USD – $230,000.00 USD.
- Developing micro-architecture and implementation of the front-end circuit design
- RTL, synthesis, IP integration, and block-level verification for high performance network controllers
- Full chip or block level ownership from architecture to GDS
- Driving multiple complex designs to production
- Bachelor’s degree in Electrical Engineering
- Nice to have: Firmware development with C-language
- Nice to have: Python
- Nice to have: PCIe or Ethernet Switch products
Principal Design EngineerAstera Labs · San Jose, US
IP Integration EngineerInabia Software & Consulting Inc. · Remote, US