Referso Jobs

Senior Signal and Power Integrity Engineer

Cisco · Posted Nov 6, 2026

Open

Bangalore, India
Senior
7+ years

Apply with Referso

Senior Signal and Power Integrity Engineer

Cisco · Posted Nov 6, 2026

Open

Bangalore, India
Senior
7+ years

Apply with Referso

Signal and Power Integrity Engineer

Cisco · Posted Nov 5, 2026

Open

Bangalore, India
4+ years

Apply with RefersoAI Apply on careers page

Responsible for delivering system-level signal and power integrity solutions for high-speed systems, boards and packages, developing SI rules, reviewing design implementation, building test plans, and documenting characterization and measurement reports.

Responsibilities

Develop SI rules, review design implementation, build test plans, and document characterization & measurement reports.
Improve & optimize design margins through interconnect, timing and crosstalk analysis, 3D EM & channel simulations for high-speed designs.
Design & characterize test structures & channel models to correlate simulations with measurements for Serdes and interconnects.
Collaborate with multi-functional teams - HW, PCB Layout, SW, MFG, ASIC.
Be responsible for electrical characterization and verification of Transmitter/Receiver SERDES settings to meet industry standards and internal Cisco requirements.

Requirements

Bachelor's or Master’s Degree in Electrical Engineering

Skills

hardware design Signal and Power Integrity lab measurements real-time scope

Signal and Power Integrity Engineer

Cisco · Posted Nov 5, 2026

Open

Bangalore, Karnataka, India
On-site
Full-time · Mid
4–7 years

Apply with RefersoAI Apply on careers page

Delivering system-level signal and power integrity solutions for large sophisticated high-speed systems, boards & packages.

Responsibilities

Deliver system-level signal and power integrity solutions for large sophisticated high-speed systems, boards & packages.
Develop SI rules, review design implementation, build test plans, and document characterization & measurement reports.
Improve & optimize design margins through interconnect, timing and crosstalk analysis, 3D EM & channel simulations for high-speed designs.
Design & characterize test structures & channel models to correlate simulations with measurements for Serdes and interconnects.
Collaborate with multi-functional teams - HW, PCB Layout, SW, MFG, ASIC.

Requirements

Bachelor's Degree in Electrical Engineering
Master’s Degree in Electrical Engineering
Nice to have: 56G PAM4
Nice to have: 25G NRZ Serdes
Nice to have: 10G NRZ Serdes

Skills

Signal and Power Integrity Hardware design Real-time scope Sampling scope

Sampling scope jobs

Responsibilities

Requirements

Skills

Responsibilities

Requirements

Skills

Responsibilities

Requirements

Skills