- Lehi, Utah, United States +1 more
- 5+ years
1–6 jobs· newest first
€105K–€183KOn-site · Full-time · Executive
On-site · Full-time · Director
Senior
On-site · Full-time · Senior
+10K new in the last hour
Digital Failure Analysis Engineer
Senior leadership role to lead the global DFT strategy, architecture, and execution for advanced NAND Flash products at Micron Semiconductor Italia.
The range displayed on each job reflects the minimum and maximum target for hire: 105k-183k EUR per year
Seeking an expert and innovative Director of NAND Design for Test (DFT) to lead the global DFT strategy, architecture, and execution for advanced NAND Flash products at Micron Semiconductor Italia.
Design, develop, and test electronic components and systems for semiconductor manufacturing, including ASIC design and verification.
Develop, integrate, and optimize custom test circuit architectures for NAND flash memory designs, including transistor-level digital, analog, mixed-signal, monitoring, control, and memory-array interface circuits.
Responsible for designing, implementing, and verifying DFT architectures for complex SoCs, working with RTL, physical design, and verification teams.