Responsible for delivering system-level signal and power integrity solutions for high-speed systems, boards and packages, developing SI rules, reviewing design implementation, building test plans, and documenting characterization and measurement reports.
- Develop SI rules, review design implementation, build test plans, and document characterization & measurement reports.
- Improve & optimize design margins through interconnect, timing and crosstalk analysis, 3D EM & channel simulations for high-speed designs.
- Design & characterize test structures & channel models to correlate simulations with measurements for Serdes and interconnects.
- Collaborate with multi-functional teams - HW, PCB Layout, SW, MFG, ASIC.
- Be responsible for electrical characterization and verification of Transmitter/Receiver SERDES settings to meet industry standards and internal Cisco requirements.
- Bachelor's or Master’s Degree in Electrical Engineering
