Referso Jobs

Sr. Staff High-Speed Communication Architect – AI Systems

Tenstorrent · Posted Nov 12, 2026

Open

Austin, Texas, United States +2 more
Hybrid
Full-time · Senior
$100K–$500K per year

Sr. Staff High-Speed Communication Architect – AI Systems

Tenstorrent · Posted Nov 12, 2026

Open

Austin, Texas, United States +2 more
Hybrid
Full-time · Senior
$100K–$500K per year

Mechanical Design Engineer

Eaton Corporation · Posted Nov 11, 2026

Open

Shanghai, China
On-site
Full-time · Associate
1–3 years

Apply with RefersoAI Apply on careers page

The Mechanical Design Engineer supports the development and sustaining of ELXD products by providing mechanical design expertise throughout the product lifecycle.

Responsibilities

Design mechanical components and assemblies for ELXD products using SolidWorks
Develop packaging solutions for new products and sourced products
Support packaging improvement, cost reduction, localization, and value engineering initiatives
Perform dimensional and tolerance analysis under engineering guidance
Support product design optimization by evaluating performance, manufacturability, quality, and cost requirements

Requirements

Bachelor or Master in Mechanical Engineering or Related
Nice to have: Excellent oral & written communication
Nice to have: Presentation skill

Skills

3D modeling Package design Basic GD&T electro-mechanical knowledge SolidWorks

See full job description

Silicon Packaging Architect

Intel Corporation · Posted Nov 12, 2026

Open

Bangalore, India
On-site
Full-time · Senior
6+ years

Apply with RefersoAI Apply on careers page

Play a pivotal role in advancing Intel's silicon packaging capabilities, ensuring reliability, quality, and innovation in every solution.

Responsibilities

Develop and define package architecture specifications based on product requirements, ensuring alignment with physical, electrical, thermal, and reliability standards.
Lead technology tradeoff evaluations to deliver optimal solutions that balance performance, manufacturability, and cost.
Collaborate with silicon, hardware, and packaging teams to ensure high-quality package designs and seamless integration into production workflows.
Oversee the end-to-end package development process, including design, processes, and procedures, while continuously improving packaging quality standards.
Troubleshoot packaging design challenges, identify root causes, and implement innovative and cost-effective solutions.

Requirements

Bachelor's degree in a relevant field (e.g., Electrical Engineering, Mechanical Engineering, Materials Science)
Master's degree in a relevant field
PhD in a relevant field
Nice to have: collaboration with cross-functional teams
Nice to have: communication skills

Skills

package design SW Xpedition

Senior SI Engineer- Cisco Silicon One

Cisco · Posted Nov 11, 2026

Open

Caesarea, Haifa District, Israel
Senior
5+ years

Apply with RefersoAI Apply on careers page

Senior Signal Integrity Engineer responsible for high-speed SerDes IP performance and reliability across silicon, package, and board levels.

Responsibilities

Provide implementation guidelines and feedback to silicon, package, board, and system design teams
Design and simulate high-speed SerDes signals and perform co-simulation of package and PCB in HFSS
Conduct feasibility studies, design verification, and sign-off processes, including lab correlation
Work closely with backend, package, and board design teams for bump-out and ball-out optimization
Drive chip-package-PCB co-design of SerDes at 112Gbps and beyond, ensuring signal integrity best practices

Requirements

M.Sc. or Ph.D. in Electrical Engineering, Electromagnetics, Physics, or a relevant related field
Nice to have: Familiarity with networking technologies
Nice to have: high-speed connectivity solutions

Skills

HFSS MATLAB Python ADS HSpice SI methodology development

Sr Principal Signal Integrity Engineer

FormFactor Inc. · Posted Jun 16, 2026

Open

Beaverton, Oregon, United States
Senior
$116K–$152K per year
8+ years

Apply with RefersoAI Apply on careers page

Senior engineer responsible for signal and power integrity analysis, modeling, and validation across high‑speed interconnects, collaborating globally with customers and engineering teams.

Compensation

$115,800.00 - $151,935.00

Responsibilities

Perform signal and power integrity analysis for high‑speed interconnects
Develop and validate electrical models for transmission lines, vias, connectors, and PDN
Define stack‑ups, impedance targets, and routing constraints
Evaluate and optimize reflections, insertion/return loss, crosstalk and jitter performance
Use EM and circuit tools (HFSS, ADS, SIwave, PowerSI) for analysis

Requirements

Bachelor’s degree in Electrical Engineering or related field
Master’s degree in Electrical Engineering or related field
PhD in Electrical Engineering or related field

Skills

Signal Integrity Power Integrity Crosstalk Transmission line theory High‑speed interconnects

Engineer, Analog Design Engineering

Analog Devices · Posted Nov 6, 2026

Open

Milan, Italy
Full-time · Entry
€33K–€48K per year
0+ years

Apply with RefersoAI Apply on careers page

Design and simulate transistor-level analog circuits for industrial applications, collaborate with multidisciplinary teams, and support layout, testing, and documentation.

Compensation

The pay range for this position in Italy, Milan, Assago is €33,110 to €47,945.

Responsibilities

Designing and simulating transistor-level analog circuits, from individual functional blocks to top-level hierarchical integration.
Developing an understanding of semiconductor device operation, limitations, and reliability requirements.
Using and developing behavioral models for chip-level simulations.
Supporting and reviewing analog and top-level IC layout activities.
Contributing to chip floorplanning and package-design activities.

Requirements

Master's degree in Electronic Engineering, Applied Physics - Electronic, or a related technical discipline.

Skills

Analog circuit design Transistor-level design Simulation Cadence IC layout

Sr. Staff High-Speed Communication Architect – AI Systems

Sr. Staff High-Speed Communication Architect – AI Systems

Locations (3)

Compensation

Responsibilities

Requirements

Skills

Mechanical Design Engineer

Responsibilities

Requirements

Skills

Silicon Packaging Architect

Responsibilities

Requirements

Skills

Senior SI Engineer- Cisco Silicon One

Responsibilities

Requirements

Skills

Sr Principal Signal Integrity Engineer

Compensation

Responsibilities

Requirements

Skills

Engineer, Analog Design Engineering

Compensation

Responsibilities

Requirements

Skills

Benefits

Benefits

Package design jobs

Locations (3)

Compensation

Responsibilities

Requirements

Skills

Responsibilities

Requirements

Skills

Responsibilities

Requirements

Skills

Responsibilities

Requirements

Skills

Compensation

Responsibilities

Requirements

Skills

Compensation

Responsibilities

Requirements

Skills

Benefits

Benefits