- Cupertino, California, United States
- On-site
- $174K–$225K per year
Design Verification Engineer
base pay range for this role is between $174,149 - $225,300/yr
Lead design verification for ASIC and embedded IPs, creating UVM-based test benches and verification methodologies.