Physical implementation jobs

Technical Project Manager 3

Nokia Global Career Site · Posted Nov 6, 2026

Open

India
8+ years

Apply with RefersoAI Apply on careers page

Technical Project Manager 3

Nokia Global Career Site · Posted Nov 6, 2026

Open

India
8+ years

Apply with RefersoAI Apply on careers page

Power Engineer

Apple · Posted Nov 5, 2026

Open

Cupertino, California, United States +1 more
On-site
$208K–$225K per year
2+ years

Apply with RefersoAI Apply on careers page

Model power dissipation and power delivery for Apple’s silicon and IPs, establish voltage-frequency design points, and collaborate with technology, validation, and product engineering teams.

Locations (2)

Cupertino, California, United States
United States

Compensation

base pay range for this role is between $207,673 - $225,300/yr

Responsibilities

Model power dissipation and power delivery
Establish voltages for DVFM states of IPs
Model power dissipation for customer use-cases
Interact with Technology, Silicon Validation, and Product Engineering teams
Establish voltage-frequency design points pre- and post-silicon

Requirements

Master’s in Electrical Engineering
Master’s in Computer Engineering
Master’s in Computer Science

Skills

VLSI design flow

Silicon Architect, AI and Infrastructure

Google · Posted Nov 5, 2026

Open

Sunnyvale, California, United States
On-site
Full-time · Senior
$240K–$333K per year
15+ years

Apply with RefersoAI Apply on careers page

Lead silicon product architecture for next‑generation AI/ML accelerators, driving end‑to‑end design, trade‑offs, and cross‑functional collaboration.

Compensation

US: $240000 - $333000 (USD) + 25% bonus target + equity + benefits

Responsibilities

Drive end‑to‑end silicon product architecture and roadmap
Define and own product‑level chip architectures and specifications
Lead architectural pathfinding, trade‑off studies, and assessments of emerging AI workloads and semiconductor technologies
Set technical direction across key product subsystems
Partner across all phases of silicon development and with compiler/runtime teams

Requirements

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Nice to have: Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science

Skills

high-performance computing server processors GPUs machine learning accelerators

Applications Engineering, Sr Staff Engineer

Synopsys · Posted Nov 3, 2026

Open

Bengaluru, Karnataka, India
Senior
10+ years

Apply with RefersoAI Apply on careers page

Lead application engineering for advanced node ASIC design, deploying Fusion Compiler and ICC2, solving complex PPA challenges and driving customer success.

Responsibilities

Deploy Fusion Compiler and ICC2 on customer designs at advanced nodes
Work directly with customers to develop, debug, and optimize RTL to GDS implementation flows
Run competitive benchmarks to demonstrate Synopsys implementation solutions
Translate customer findings into clear, actionable requirements for Synopsys R&D
Lead customer migration to new EDA tool versions

Requirements

Bachelor's or Master's in Electrical Engineering, Computer Engineering, or equivalent practical experience

Skills

physical implementation placement optimization CTS routing RTL to GDS full flow debugging

SOC Engineering Internship - 19617

Synopsys · Posted Nov 2, 2026

Open

Yerevan, Yerevan, Armenia
On-site
Full-time · Intern
0+ years

Apply with RefersoAI Apply on careers page

Internship in SOC engineering focusing on ASIC digital implementation and physical design.

Responsibilities

Participate in digital implementation of ASIC designs from RTL to GDSII
Conduct gate-level netlist synthesis and logic synthesis
Assist in physical implementation including placement, routing, and optimization
Support basic static timing analysis
Perform EMIR checks

Requirements

Bachelor's or higher in Electrical Engineering or Computer Engineering with specialization in Micro-electronics

Skills

deep submicron CMOS technologies ASIC digital implementation RTL to GDSII gate-level netlist synthesis logic synthesis physical implementation static timing analysis

Applications Engineering, Staff Engineer

Synopsys · Posted Oct 30, 2026

Open

Shanghai, China +1 more
Senior
3+ years

Apply with RefersoAI Apply on careers page

Lead technical engagements and optimize EDA flows for high-performance compute designs across Asia-Pacific.

Locations (2)

Shanghai, China
Mountain View, California, United States

Responsibilities

Drive technical engagements with customers across Asia-Pacific on high-performance compute designs
Deploy and optimize Fusion Compiler implementation flows to solve PPA challenges
Develop and debug RTL-to-GDSII methodologies in collaboration with customer design teams
Reproduce customer design issues in-house and provide actionable solutions
Translate customer findings into detailed enhancement requests for Synopsys R&D

Requirements

Bachelor's or Master's degree in Electrical Engineering or equivalent technical discipline

Skills

synthesis

Applications Engineering, Staff Engineer

Synopsys · Posted Oct 29, 2026

Open

Shanghai, China +1 more
Senior
3+ years

Apply with RefersoAI Apply on careers page

Locations (2)

Shanghai, China
Mountain View, California, United States

Responsibilities

Drive technical engagements with customers across Asia-Pacific on high-performance compute designs
Deploy and optimize Fusion Compiler implementation flows to solve PPA challenges
Develop and debug RTL-to-GDSII methodologies in collaboration with customer design teams
Reproduce customer design issues in-house and provide actionable solutions
Translate customer findings into detailed enhancement requests for Synopsys R&D

Requirements

Bachelor's in Electrical Engineering
Master's in Electrical Engineering

Skills

synthesis physical implementation

Technical Project Manager 3

Technical Project Manager 3

Responsibilities

Requirements

Skills

Power Engineer

Locations (2)

Compensation

Responsibilities

Requirements

Skills

Silicon Architect, AI and Infrastructure

Compensation

Responsibilities

Requirements

Skills

Applications Engineering, Sr Staff Engineer

Responsibilities

Requirements

Skills

SOC Engineering Internship - 19617

Responsibilities

Requirements

Skills

Applications Engineering, Staff Engineer

Locations (2)

Responsibilities

Requirements

Skills

Applications Engineering, Staff Engineer

Locations (2)

Responsibilities

Requirements

Skills

Benefits

Benefits

Benefits

Benefits

Benefits