Site Reliability Engineer role to operate and improve services managing SmartNICs across cloud infrastructure, ensuring reliability of card provisioning, configuration, and health monitoring.
Responsibilities
Operate and improve services responsible for SmartNIC discovery, provisioning, configuration, upgrades, and decommissioning.
Define and track service-level objectives for management services and fleet operations.
Build observability for card health, lifecycle transitions, firmware rollout progress, configuration consistency, and failed operations.
Troubleshoot issues across management services, Linux systems, networking, firmware, and hardware interfaces.
Develop automation to detect unhealthy cards, collect diagnostics, and perform safe remediation.
Data Center Technician responsible for building, maintaining, and operating infrastructure that powers the cloud.
Compensation
The base salary range for this role is $65.000 to $85,000. The starting salary will be determined by job-related knowledge, skills, experience, and the market location. In addition to base salary, our total rewards package includes a discretionary bonus, equity awards, and a comprehensive benefits program (all based on eligibility).
Responsibilities
Assemble, rack, stack, and maintain data center server, storage, and networking hardware
Conduct hardware and network diagnostics on live and offline systems
Troubleshoot issues reported through tickets, replace components, and perform physical repairs
Support equipment installations, device provisioning, and operating system installations
Requirements
Associate’s degree, bachelor’s degree, or equivalent practical experience in Computer Science, Information Technology, Computer Networking, or a related field
Nice to have: Associate’s degree, bachelor’s degree, or equivalent practical experience in Computer Science, Information Technology, Computer Networking, or a related field
Nice to have: Hands‑on experience in enterprise or commercial data center environments
Nice to have: Experience with Linux OS administration, command‑line tools, and device provisioning
Machine Learning, Recommendation Systems (Ads Infra and Ranking)
The FPGA Design Engineer is responsible for developing embedded digital designs interfacing our products targeted on various FPGA devices. The role involves definition, development, implementation, and documentation of designs, well as supporting hardware/software teams in system testing, bring-up and debug.
The role involves providing production operations support by monitoring batch processes, verifying results, and performing initial analysis on data interface exceptions.
Responsibilities
Providing production operations support by executing and monitoring batch process
Verifying batch results and supporting nightly production environments across multiple servers
Performing first level analysis of all data interface processing exceptions, logs
Escalating unresolved issues and problems according to defined on-call support procedures
Resolving errors and escalating issues by working with functional teams
Support day-to-day batch operation tasks and deliverables related to enterprise batch processing within the NC FAST system's batch architecture.
Responsibilities
Providing production operations support by executing and monitoring batch process
Verifying batch results and supporting nightly production environments across multiple servers
Performing first level analysis of all data interface processing exceptions, logs
Escalating unresolved issues and problems according to defined on-call support procedures
Resolving errors and escalating issues when necessary by working with functional teams to ensure timely analysis and resolution, in alignment with application service level objectives
Principal Core Infrastructure EngineerOracle · Bengaluru, India
Data Center TechnicianCoreWeave · Sandusky, US
Machine Learning, Recommendation Systems (Ads Infra and Ranking)Meta · Bellevue, US
Batch Operations Technician -- GMI Operator -My3Tech Inc · Raleigh, US
EW Technique Development & Test EngineerJohns Hopkins Applied Physics Laboratory · Lexington Park, US
Principal FPGA Design EngineerAdvanced Micro Devices, Inc · Santa Clara, US