Lead the architecture and design of complex CPU subsystems for next-generation high-performance networking switch ASICs.
Compensation
The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
Responsibilities
Lead architecture and design of CPU subsystems
Use expertise in all stages of ASIC development from specification and RTL design through post-silicon bring-up
Collaborate closely with SDK, board-support package (BSP), and Network OS (NOS) software teams to define driver interfaces, register maps, and memory consistency models
Support early emulation and FPGA platforms
Requirements
Bachelor’s + 8 years of related experience
Master’s + 6 years of related experience
PhD + 3 years of related experience
Nice to have: CPU/SoC subsystem architecture
Nice to have: high-performance networking or data-center SoCs
Role involving visual intermediate and final inspections of electronic assemblies (PCBA), incoming inspections of PCBs, and quality complaint processing using 8D methods.
Responsibilities
Durchführung visueller Zwischen- und Endkontrollen von bestückten Elektronikbaugruppen (PCBA) gemäß IPC-A-610-Standard
Durchführung erweiterter Wareneingangskontrollen von Rohleiterplatten (PCB) sowie elektronischen Bauteilen einschließlich der erforderlichen Dokumentation
Bearbeitung, Verifizierung und Nachverfolgung interner sowie externer Reklamationen unter Anwendung etablierter Qualitätsmethoden, insbesondere der 8D-Methode
Unterstützung bei Ursachenanalysen sowie der Umsetzung von Korrektur- und Vorbeugemaßnahmen
Fachliche Beratung und Unterstützung von Produktionsmitarbeitenden bei qualitätsrelevanten Fragestellungen
RTL Design Engineer for Mixed-Signal IPs responsible for developing, integrating, and verifying digital RTL blocks within mixed-signal subsystems.
Responsibilities
Develop synthesizable, high-quality RTL for mixed-signal IPs such as ADC/DAC interfaces, PLL/DLL control, power management units, and sensor front-ends.
Collaborate with analog design engineers to define digital-analog interface specifications, control logic, and communication protocols.
Ensure correct functionality and performance of mixed-signal IPs through behavioral modeling, simulation, and co-verification with analog components.
Participate in design reviews, micro-architecture definition, and documentation of IP functionality and timing interfaces.
Perform design quality checks including lint, CDC, RDC, and synthesis readiness analyses.
Requirements
B.E./B.Tech or M.S./M.Tech in Electrical Engineering, Electronics, or Computer Engineering