- Austin, Texas, United States +1 more
- Senior
1–5 jobs· newest first
Senior
Temporary
Senior
$150K–$256KFull-time · Mid
$150K–$256KFull-time · Mid
+10K new in the last hour
Lead complex physical design work for multi-million-gate graphics IP blocks in AMD’s next-generation AI data center chips.
The full custom IC layout group is looking for a candidate to design the layout for digital and analog circuits based on schematics using industry leading CAD tools and cutting edge foundry technology.
Lead physical design and implementation for high-performance semiconductor IP.
Salary commensurate with experience Performance incentives Equity
ASIC Analog Design Engineer on Micron’s ASIC design team, focused on supporting the AI and Virtuoso design environment, shaping ASICs used in Micron's tester and controller IP.
$150,000.00 - $256,000.00 a year
ASIC Analog Design Engineer on Micron’s ASIC design team, focused on supporting the AI and Virtuoso design environment.
$150,000.00 - $256,000.00 a year