High-Speed interfaces jobs

Senior Electrical Hardware Team Lead

General Dynamics Missions System International · Posted Nov 11, 2026

Open

Bloomington, Minnesota, United States
On-site
Full-time · Senior
$183K–$199K per year

Senior Electrical Hardware Team Lead

General Dynamics Missions System International · Posted Nov 11, 2026

Open

Bloomington, Minnesota, United States
On-site
Full-time · Senior
$183K–$199K per year

Digital Board design and FPGA

6084-Janssen Research & Development Legal Entity · Posted Nov 11, 2026

Open

Yokneam, Haifa District, Israel
Hybrid
Full-time · Senior
5+ years

Apply with RefersoAI Apply on careers page

Design and develop digital circuits based on FPGA or SoC, including system communications and on board power management.

Responsibilities

Design and develop digital circuits based on FPGA or SoC, including system communications and on board power management.
Create and maintain schematic diagrams and PCB layouts using industry-standard software (Cadence tools, DxDesigner)
Design, develop, and implement FPGA logic using VHDL/Verilog and System Verilog for complex high-performance systems
Develop simulations, testbenches, and perform timing analysis to ensure robust and reliable designs
Perform synthesis, place-and-route, timing closure, and optimization using FPGA development tools

Requirements

Bachelor's degree in Electrical Engineering

Skills

Digital board design FPGA/RTL design VHDL Verilog System Verilog Cadence

FPGA SW Validation Engineer (PR)

Altera · Posted Nov 11, 2026

Open

Bengaluru, Karnataka, India
Full-time · Senior
6+ years

Apply with RefersoAI Apply on careers page

Validates and researches compiler optimizations, partial reconfiguration flow, and debugging features for Altera FPGA hardware.

Responsibilities

Validates and researches compiler optimizations, partial reconfiguration flow, and debugging features like SignalTap & System Console using Quartus Design Software and Altera FPGA hardware
Creates designs using HDLs and Altera IPs and verifies them for functionality and timing on Altera FPGA hardware boards
Regresses designs during each release for QoR and monitors performance over targeted FPGA devkits
Collaborates with cross-functional teams to develop and improve validation strategies and resolve customer issues

Requirements

Master's/Bachelor's Degree in Electronics/VLSI/Digital Design or other related disciplines

Skills

FPGA/Digital Logic Design RTL/HDL design and verification using VHDL, Verilog or SystemVerilog FPGA Devices like Agilex, Virtex Altera Quartus Xilinx Vivado

AI Solution Architecture Director

SK hynix America · Posted Nov 9, 2026

Open

San Jose, California, United States
On-site
Full-time · Director
$250K–$320K per year

Apply with RefersoAI Apply on careers page

Bridge evolving customer AI workloads with memory/storage requirements and quantitative comparisons.

Compensation

$250,000—$320,000 USD

Responsibilities

Lead Architecture Reviews (for ARD), scenario development, and trace analysis.
Define requirements, evaluate trace data, and analyze modeling errors.
Deliver ARD Traceability Matrix, Workload Catalog, Trace Manifest, and Model/Parameter Sheets with version control.
Evaluate SI/PI, optical interconnect, and advanced packaging requirements for next-generation AI memory architectures.
Analyze bandwidth, latency, power, and signal integrity trade-offs across memory, interconnect, and packaging solutions.

Skills

LLM pre-training AI inference memory hierarchy data movement bottleneck analysis architecture design modeling

ASICS Design Engineer, Senior

Qualcomm · Posted Nov 9, 2026

Open

Hsinchu City, Taiwan
On-site
Senior
2–10 years

Apply with RefersoAI Apply on careers page

Lead ASIC design and delivery for Ethernet switch subsystems, driving architecture-aligned implementation, optimization, and integration.

Responsibilities

Implement RTL design, synthesis, and timing closure for networking datapath/control logic
Participate in SoC integration with focus on Ethernet switch subsystems
Lead design and delivery of key subsystems in Ethernet switch ASICs
Own micro-architecture and RTL design of networking blocks
Drive subsystem integration, performance tuning, and power optimization

Requirements

Bachelor's degree in Science, Engineering, or related field
Master's degree in Science, Engineering, or related field
PhD in Science, Engineering, or related field

Skills

ASIC design RTL coding verification synthesis timing closure physical design flow ASIC FE design flow

Senior Principal, Product Manager - Data Center and AI Networking Hardware Architecture

HPE · Posted Nov 8, 2026

Open

Sunnyvale, California, United States
Hybrid
Full-time · Manager
$187K–$378K per year
12+ years

Apply with RefersoAI Apply on careers page

Lead product strategy and roadmap for next-generation data center switching platforms with a focus on AI networking and high-performance Ethernet fabrics.

Compensation

The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level. – United States of America: Annual Salary USD 187,000 - 377,500 in California

Responsibilities

Independently lead and drive the end-to-end product strategy and operational product roadmap for many complex products or product portfolios.
Shape the multi-generation architecture and product direction for data center switching, including AI scale-up, scale-out, front-end, and data center interconnect networks.
Define platform requirements across bandwidth, radix, topology, latency, congestion management, power, cooling, optics, cabling, form factor, and rack integration.
Evaluate emerging technologies including switching silicon and SerDes, high-speed electrical interconnects, OSFP, LPO, LRO, XPO, NPO, CPO, silicon photonics, liquid cooling, power delivery, and rack-scale architectures.
Lead fact-based trade-off analyses across customer value, performance, power, density, reliability, serviceability, manufacturability, cost, ecosystem readiness, supply availability, and time to market.

Requirements

Bachelor's degree in computer science, engineering, or related field
MBA or advanced degree in computer science or engineering (preferred)

Senior Principal, Product Manager - Data Center and AI Networking Hardware Architecture

HPE · Posted Nov 8, 2026

Open

Sunnyvale, California, United States
Hybrid
Full-time · Manager
$187K–$378K per year
12+ years

Apply with RefersoAI Apply on careers page

Lead product strategy and roadmap for next-generation data center switching platforms with a focus on AI networking and high-performance Ethernet fabrics.

Compensation

Responsibilities

Independently lead and drive the end-to-end product strategy and operational product roadmap for many complex products or product portfolios.
Shape the multi-generation architecture and product direction for data center switching, including AI scale-up, scale-out, front-end, and data center interconnect networks.
Define platform requirements across bandwidth, radix, topology, latency, congestion management, power, cooling, optics, cabling, form factor, and rack integration.
Evaluate emerging technologies including switching silicon and SerDes, high-speed electrical interconnects, OSFP, LPO, LRO, XPO, NPO, CPO, silicon photonics, liquid cooling, power delivery, and rack-scale architectures.
Lead fact-based trade-off analyses across customer value, performance, power, density, reliability, serviceability, manufacturability, cost, ecosystem readiness, supply availability, and time to market.

Requirements

Bachelor's degree in computer science, engineering, or related field of study
MBA or advanced degree in computer science or engineering preferred

FPGA Engineer

Fortaegis Technologies · Posted Aug 17, 2026

Open

Amsterdam, North Holland, Netherlands
5+ years

Apply with RefersoAI Apply on careers page

FPGA Engineer

Responsibilities

Design and implement FPGA logic based on system-level requirements
Develop and maintain block diagrams, constraints, and pin mappings
Enable and integrate multiple interfaces (e.g., networking, memory, PCIe, high-speed SerDes)
Implement and verify FPGA functionality using VHDL/Verilog or SystemVerilog
Test, validate, and debug FPGA designs in lab and simulation environments

Skills

Xilinx FPGAs Vivado Vitis digital design timing constraints high-speed interfaces hardware/software integration testing debugging VHDL

Senior Principal, Product Manager - Data Center and AI Networking Hardware Architecture

HPE · Posted Nov 8, 2026

Open

Sunnyvale, California, United States
Hybrid
Full-time · Senior
$187K–$378K per year
12+ years

Apply with RefersoAI Apply on careers page

Lead product strategy and roadmap for next-generation data center switching platforms with focus on AI networking.

Compensation

Responsibilities

Independently lead and drive end-to-end product strategy and operational product roadmap
Shape multi-generation architecture and product direction for data center switching
Define platform requirements across bandwidth, radix, topology, latency, congestion management, power, cooling, optics, cabling, form factor, and rack integration
Evaluate emerging technologies including switching silicon and SerDes, high-speed electrical interconnects, OSFP, LPO, LRO, XPO, NPO, CPO, silicon photonics, liquid cooling, power delivery, and rack-scale architectures
Lead fact-based trade-off analyses across customer value, performance, power, density, reliability, serviceability, manufacturability, cost, ecosystem readiness, supply availability, and time to market

Requirements

Bachelor's degree in computer science, engineering, or related field; MBA or advanced degree preferred

Skills

data center networking

PCB Layout Engineer- Cisco Silicon One

Cisco · Posted Nov 6, 2026

Open

Caesarea, Haifa District, Israel
3+ years

Apply with RefersoAI Apply on careers page

Design complex PCB layouts for innovative AI hardware in an active lab environment.

Responsibilities

Shape layouts for Silicon One hardware platforms
Collaborate with electrical, mechanical, SI/PI, and packaging teams
Solve placement and routing challenges for high-speed signals and power networks
Define layer stackups and enforce design rules
Support prototype bring-up

Requirements

B.Sc. in Electrical Engineering, Electronics Engineering, or a related field
Nice to have: PCB stack-ups
Nice to have: component placement
Nice to have: manufacturing requirements
Nice to have: schematic

Skills

PCB layout PCB CAD Cadence Allegro OrCAD multilayer PCB design high-speed interfaces SerDes

High-Speed interfaces jobs

Compensation

Responsibilities

Requirements

Skills

Benefits

Responsibilities

Requirements

Skills

Responsibilities

Requirements

Skills

Compensation

Responsibilities

Skills

Responsibilities

Requirements

Skills

Compensation

Responsibilities

Requirements

Compensation

Responsibilities

Requirements

Responsibilities

Skills

Compensation

Responsibilities

Requirements

Skills

Responsibilities

Requirements

Skills

Benefits

Skills

Benefits

Skills

Benefits

Benefits